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Abstract. 5
We present a new approach for the design of a synthetic biological circuit whose
behaviour is specified in terms of signal temporal logic (STL) formulae. We first
show how to characterise with STL formulae the input/output behaviour of bi-
ological modules miming the classical logical gates (AND, NOT, OR). Hence,
we provide the regions of the parameter space for which these specifications are
satisfied. Given a STL specification of the target circuit to be designed and the
networks of its constituent components, we propose a methodology to constrain
the behaviour of each module, then identifying the subset of the parameter space
in which those constraints are satisfied, providing also a measure of the robust-
ness for the target circuit design. This approach, which leverages recent results on
the quantitative semantics of Signal Temporal Logic, is illustrated by synthesising
a biological implementation of an half-adder.
Keywords: Synthetic Biology, Parameter Synthesis, Temporal Logic.
1 Introduction
Synthetic Biology [14, 27] is an emerging discipline that aims at the rational design of
artificial living systems with a predictable behaviour, either by creating new biologi-
cal entities that do not exist in nature or by redesigning the existing ones. Even though
important technological developments have been achieved in this field, the de-novo de-
sign of biological circuits implementing a desired behaviour results to be a very hard
task, especially for large scale networks. Biological systems are complex to understand
and to be engineered: the non-linear nature of interactions reflects in the emergence
of systemic behavioural properties, not directly derivable from the knowledge of the
individual parts. To model and control such systems we need to understand the rela-
tionships between the emergent behaviour and the topology of such complex interac-
tions. A possible approach is to divide the whole system in “subunits” and to look at the
structure of the interactions between them. This subdivision is often suggested by the
way we describe (the components of) those systems. The idea is that compositionality
at the specification level, to a certain extent, has to be reflected into compositionality at
the behavioural level. This should depend on the properties satisfied by a single “sub-
unit” and on the wiring between them. This way to approach the study of a system
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Fig. 1.
Fig. 1. Overview of the proposed approach.
is called modularity and the “subunits” of the system are called modules. Modularity
can be effectively achieved in Synthetic Biology, combining a bottom-up [31] and a
top-down [30] methodology. The former consists in the assembling of a set of well-
characterised modules [31] together to build sophisticated biological circuits and de-
vices. The latter [30] aims to identify and characterise the possible “subunits” and this
is also helpful to understand real biological systems, for example to discover unknown
structures or behaviours or to better understand and test current knowledge.
To unveil the system dynamics, it is important to correlate the denotation of a mod-
ule with some of its specific behaviours, and understand how the global properties
emerge from these local ones. This can be performed better if the emergent behaviours
are specified in a formal language. We consider here a logical characterisation in terms
of (linear) temporal logic formulae. In particular, we focus our attention on genetic reg-
ulatory circuits, seen as networks of interacting genetic modules (each representing, for
instance, a logic gate). Each module has a set of inputs and outputs (usually transcrip-
tion factors), and its local behaviour is specified by temporal logic properties.
In particular, we characterise the behaviour of logic gates with the addition of
constraints on the response time. Logic gates are physical devices implementing a
boolean function and they are the fundamental bricks upon which all the other logic cir-
cuits, including multiplexers, arithmetic logic units, memories and microprocessors, are
built. They are primarily implemented using electronic transistors acting as electronic
switches. In the last decade, genetic circuits acting as logic gates have been successfully
identified and synthesised [22]. This lead researchers to hope to engineer cells to turn
them into miniature computers.
The main idea of this paper, sketched in Figure 1, is to translate the structural com-
positionality of networks of modules into compositionality of local behaviours, explot-
ing it to enforce a set of global behaviours to the network. This is realised by identi-
fying a subset of parameters for which the truth of local properties implies the truth
of the global specification, exploiting the modular structure of the network. We thus
interpret the network of modules as a composition of their local properties, connect-
ing the emergent behaviours with the topology of interaction of those local properties.
The technical core of our approach is the quantitative semantics of Signal Temporal
Logic [20], which can be seen as a measure of robustness of the satisfaction of a certain
formula, and which comes with simulation-based methods to compute the robustness
score and to identify a region of the parameter space in which the formula holds true.
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The contributions of this paper are thus twofold: a design methodology for biolog-
ical circuits based on a high level logical specification of behaviours and an algorith-
mic procedure exploiting compositionality to make parameter synthesis more effective,
which gives as a byproduct a measure of robustness of the implementation.
The paper is structured as follows: in Section 2 we introduce the background mate-
rial. In Section 3 we discuss the logical characterisation of the basic modules in terms
of Signal Temporal Logic (STL). In Section 4 we sketch the algorithmic approach to
parameter synthesis and in Section 5 we show an application to the design of an half-
adder, a fundamental building block of microprocessors. The related works and the final
discussion are in Section 6.
2 Background material
Modelling of Gene-Regulatory networks In this paper we consider deterministic
models of gene regulatory networks, given by a set of non-linear Ordinary Differential
Equation (ODE) [16]. For simplicity, we consider lumped models of gene expression,
in which mRNA is not explicitly represented (cf. Remark 2 for a further discussion on
this point). We assume to have n genes and proteins. Concentration of protein i at time
t, i = 1, . . . , n, is denoted by the variable xi[t], while x = (x1, . . . , xn) denotes the
vector of concentration variables. The ODE for xi[t] will then be of the form
dxi
dt
= fi(x) = f
+
i (x)− f
−
i (x),
where f+i is a function giving the net production rate of xi, while f
−
i is its degradation
rate, which is usually a linear function of the form µixi, for some µi > 0. The func-
tion f+i , instead, encodes the regulatory mechanism of gene i, and is a combination of
Michaelis-Menten or Hill functions [27].
Signal Temporal Logic Temporal logic [23] provides a very elegant framework to
specify in a compact and formal way an emergent behaviour in terms of time-dependent
events. Among the myriads of temporal logic extensions available, Signal Temporal
Logic [20] (STL) is very suitable to characterise behavioural patterns in time series
of real values generated during the simulation of a dynamical system. STL extends
the dense-time semantics of Metric Interval Temporal Logic [1] (MITL), with a set of
parametrised numerical predicates playing the role of atomic propositions. STL pro-
vides two different semantics: a boolean semantics that returns yes/no depending if the
observed trace satisfies or not the STL specification, and a quantitative semantics that in
addition returns a measure of robustness of the specification. Recently, Donze et. al [11]
proposed a very efficient monitoring algorithm for STL robustness, now implemented
in the Breach [8] tool. The combination of robustness and sensitivity-based analysis of
STL formulae have been successfully applied in several domains, ranging from analog
circuits [15] to systems biology [9, 10], to study the parameter space and also to refine
the uncertainty of the parameter sets. In the following we recall [12] the syntax and the
quantitative semantics of STL that will be used in the rest of the paper. The boolean
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semantics can be inferred using the sign of the quantitative result (positive for true and
negative for false).
Definition 1 (STL syntax). The syntax of the STL is given by
ϕ := ⊤ | µ | ¬ϕ | ϕ1 ∧ ϕ2 | ϕ1 U[a,b] ϕ2
where ⊤ is a true formula, conjunction and negation are the standard boolean connec-
tives, [a, b] is a dense-time interval with a < b and U[a,b] is the until operator.
The atomic predicate µ : Rn → B is defined as µ(x) := (y(x) > 0), with x[t] =
(x1[t], ..., xn[t]), t ∈ R>0, xi ∈ R, and y : Rn → R a real-valued function.
The (bounded) until operator ϕ1 U[a,b] ϕ2 requires ϕ1 to hold from now until, in a
time between a and b time units, ϕ2 becomes true. The eventually operator F[a,b] and
the always operator G[a,b] can be defined as usual: F[a,b]ϕ := ⊤U[a,b]ϕ, G[a,b]ϕ :=
¬F[a,b]¬ϕ.
Definition 2 (STL Quantitative Semantics).
ρ(µ, s, t) = y(s[t]) where µ ≡ y(s[t]) > 0
ρ(¬ϕ, s, t) = − ρ(ϕ, s, t)
ρ(ϕ1 ∧ ϕ2, s, t) = min(ρ(ϕ1, s, t), ρ(ϕ2, s, t))
ρ(ϕ1 U[a,b)ϕ2, s, t) = max
t′∈t+[a,b]
(min(ρ(ϕ2, x, t
′), min
t′′∈[t,t′]
(ρ(ϕ1, x, t
′′))))
where ρ is the quantitative satisfaction function, returning a real number ρ(ϕ, s, t)
quantifying the degree of satisfaction of the property ϕ by the signal s at time t. More-
over, ρ(ϕ, s) := ρ(ϕ, s, 0).
3 Logical characterisation of modules
The approach for the synthesis of biological circuits is based on the idea of combining
simple genetic networks according to a specific design. These basic building blocks, or
modules, are usually composed of a single or few genes, and express a specific tran-
scription factor (or signal) in response to an input signal, generally the presence or
absence of activators or repressors influencing the module behaviour. In most of the
proposed approaches [27, 28], such modules are the biological equivalent of the logic
gates of electronics, and as such they encode simple boolean functions, like AND, OR,
or NOT, that can be combined together to build more complex circuits. Logic gates are
usually described by their truth table. However, when moving from electronics to biol-
ogy, the temporal dimension becomes much more relevant, and it cannot be neglected.
Furthermore, biological modules considered in literature often produce more complex
input/output (I/O) responses than a boolean I/O relationship, like pulses and oscilla-
tions [27]. For this reason, we find more convenient to describe the I/O behaviour of a
module by a set of temporal logic properties.
More precisely, we define a moduleM to be a genetic network containing n genes,
that produce proteins whose concentration is indicated by x = (x1, . . . , xn). The genes
of M are also regulated by additional nI external transcription factors, which are the
inputs of the module. A subset of nO of the produced proteins constitutes the output of
the module. The behaviour of such a module is characterised by a set of STL formulae
of the form ϕI → ϕO , expressing an I/O relationship, which can be arbitrarily complex.
Here ϕI depends only on the concentration of the input signals xI = (xI1 , ..., xInI ) and
ϕO only on the concentration of the output signals xO = (xO1 , ..., xOnO ). Modules
can be easily connected into a network, by using one output of a module as the input
of another module (see Figure 2). Such networks can still have external inputs, while
a subset of outputs of their modules will be identified as the output of the network.
Furthermore, the network behaviour can also be characterised in terms of a temporal
I/O relationship given by STL formulae of the form ϕI → ϕO . In this sense, a network
is nothing but a more complex module, which can then be used as a building block
itself, resulting in a hierarchical compositional approach to circuit design.
Example: Logic gates. As an example, in this paper we consider modules correspond-
ing to AND, OR, and NOT logic gates. For instance, a simple biological implementation
of an AND gate can be obtained by a module in which a single gene, producing the out-
put protein, is activated by two input signals, both required to start the gene expression.
This requirement can be enforced directly at the level of the gene promoter [22] or by
letting the complex formed by two input proteins activate the gene [19]. We stick to
the first formulation. The truth table of the gate is shown in Table 1. To each input and
output protein, we associate two thresholds, θ+ and θ−. The value true in the truth ta-
ble corresponds to a concentration of the corresponding protein above θ+, while the
value false corresponds to the concentration being below θ−. In the truth table we also
provide a high level specification of the temporal behaviour of the gate, in terms of the
maximum response time δ and the minimum duration λ of the output signal. The former
is an upper bound on the time needed by the gate to stabilise. The latter, instead, spec-
ifies for how long the output remains up or down. This in turn implies a constraint on
the duration of the input signal: if we want the output to remain up for λ units of time,
then both inputs have to remain up for at least λ + δ units of time. We can easily turn
such a truth table into a set of STL formulae, a formula for each row. For instance, the
row four of Table 2 gives:
G[0,λ+δ](xA ≥ θA+ ∧ xB ≥ θB+)→ F[0,δ]G[0,λ](xC ≥ θC+), (1)
where xA and xB are the input signals and xC is the output. The mathematical model
associated with this gate will be given by the non-linear ODE:
x˙C = HAND(xA, xB, xC ,k) = kAB
xnA
KnA + x
n
A
xnB
KnB + x
n
B
− kCxC , (2)
where k = (kAB, kC ,KA,KB, n) is a tuple of 5 parameters: kAB , the maximum pro-
duction rate (here we assume a zero basal expression rate), kC , the degradation rate,
KA and KB, governing the Hill activation function, and n, governing the steepness of
the Hill function.
The other basic logic gates can be modelled in a similar fashion [22]: the OR gate
can be obtained from the AND gate by a non-collaborative activation of gene expression
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(e.g., replacing in the ODE model the product of Hill functions by a single Hill function
depending on the sum of the two concentrations), while the NOT gate can be modeled
by a gene whose production is repressed by the input protein. For actual biological
implementations, see for instance the discussion in [22, 27].
Example: XOR gate. Figure 2 shows how to build a XOR gate using AND, OR, and
NOT gates. We stress here that the circuit architecture, seen as an implementation of a
boolean function, can be obtained by classical techniques (e.g. by Karnaugh maps [17]).
To fully specify the extended truth table of the XOR gate, like for the AND gate (cf.
Table 1), we need to specify additional information about the maximum response time
and the minimal duration of the output signal for the network. These two quantities
obviously depend on the corresponding ones of the constituent modules. Here we will
specify a target temporal behaviour for the network and we will consequently constrain
the temporal behaviour of modules.
Suppose we fix a maximum response time δ and a minimum duration λ of the
output signal for the XOR gate. Looking at Figure 2, we clearly see that the input
signal to the XOR gate has to go through no more than three gates before influencing
the output. Hence, if each gate has a maximum response time of δ/3, we obviously
obtain a response time for the XOR bounded by δ. To enforce the constraint on the
minimum duration of the output signal, we just need to make the output signals of
internal gates last sufficiently long to trigger an output signal of the network of the
target duration. This can be done by simply taking into account the maximum response
delay of each gate. In the XOR example, we obtain that the AND gates need to have a
minimal duration of λ+δ/3, while the NOT gates of λ+2δ/3. Clearly, the input signal
of the network needs to stay on for λ+ δ units of time.
Constraints for arbitrary acyclic networks of logic gates. This simple compatibility
analysis is easily generalised to arbitrary acyclic networks of logic gates, to which we
restrict ourselves for the moment. Dealing with feedback loops is more complicated and
is left to future investigation.
Consider a generic module/logic gate in an acyclic network, with target maximum
delay δ and target output signal duration λ. For each module M (with a single output)
of such a network, let ℓf (M) be the length of the longest path from M to an output
module (i.e. a module producing one output of the network) and ℓb(M) be the length of
the longest path fromM to an input module (i.e. a module with an external input). Due
to the acyclic nature of the network, both such quantities are finite and can be easily
computed by a visit of the graph. Then the processing of an input signal passing from
M has to go through at most ℓf(M)+ℓb(M)+1 modules, so that a maximum delay of
δ(M) = δ/(ℓf (M)+ ℓb(M)+1) guarantees the response time bound on the network.
As for the minimum duration of the output for module M, we can obtain it by the
recursive relation λ(M) = δ(M) + max{λ(M′)}, where (M,M′) is an edge of the
network, i.e.M′ is a module receiving as input an output ofM. These relationships are
easily extended to modules with more than one output, defining a max response time
constraint for each output.
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Inputs Output Input\Output
max delay=δ min. duration=λ
pA pB pC STL Formula
low low low G[0,λ+δ](xA ≤ θA− ∧ xB ≤ θB−)→ F[0,δ]G[0,λ](xC ≤ θC−)
low high low G[0,λ+δ](xA ≤ θA− ∧ xB ≥ θB+)→ F[0,δ]G[0,λ](xC ≤ θC−)
high low low G[0,λ+δ](xA ≥ θA+ ∧ xB ≤ θB−)→ F[0,δ]G[0,λ](xC ≤ θC−)
high high high G[0,λ+δ](xA ≥ θA+ ∧ xB ≥ θB+)→ F[0,δ]G[0,λ](xC ≥ θC+)
Table 1. Extended truth table for the AND gate
We observe here that this compatibility analysis between delays and durations has
a counterpart in the STL characterisation of module behaviours. The main idea is that
we can express the consistency of the output-input links by the STL formulae like:
F[ν1,ν1+γ1]G[0,µ1](x ≥ θ+)→ G[ν2,ν2+µ2](x ≥ θ+), (3)
This formula states that if a variable is eventually expressed for µ1 units of time, starting
between time ν1 and ν1 + γ1, it is for sure expressed for µ2 units of time, starting at
time ν2. If we set µ1 = λ+ δ, µ2 = λ, γ1 = δ, and ν2 = ν1 + δ, with ν1 ≥ 0, λ, δ > 0
arbitrary, we obtain that the formula (3) is valid. According to the previous discussion,
we need to choose λ = λ(M) and δ = δ(M).
Remark 1. In principle, we can consider more complex building blocks than logic gates,
for instance modules acting as switches or oscillators. To this end, we need to generalise
the technique for combining modules. More specifically, effective connection of mod-
ules is enforced by requiring the validity of formula (3), which is of the form ϕO → ϕI .
Such a formulation in terms of validity of STL formulae can be extended to more gen-
eral output properties (or proper subformulae thereof). For instance, we can describe
oscillations as signals being eventually above a high threshold for some time, and then
falling below a low threshold for a subsequent period of time (this property holding
globally). The subformulae describing these two behaviours can then be matched with
input formulae of the kind considered in this paper.
4 Parameter synthesis
Consider a network composed by modules representing logic gates, fix a network spec-
ification in terms of an extended truth table/ STL formulae, and consider an ODE model
of the network, depending on a tuple of parameters k. We now tackle the problem of
identifying parameters k such that the network satisfies the specifications. According
to the previous section, in order to satisfy the temporal constraints at the network level,
we can simply enforce local constraints at the module level. The key intuition of our ap-
proach is that modularity can be further exploited, doing parameter synthesis for each
module, with a guarantee that the so obtained parametrisation will satisfy the global
specification at the network level. Furthermore, we will identify a set of compatible pa-
rameter values rather than a single point. Within the set, furthermore, we can identify
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an optimal parametrisation, by maximising the satisfaction level of the properties, ac-
cording to STL quantitative semantics. We can also search a biological database, like
BioBricks, to find genes with the synthesised kinetic constraints.
At the heart of the proposed approach resides the STL characterization of (the bi-
ological implementation of) logic gates. Essentially, we will restrict to a single gate,
fixing the temporal constraints to those implied by the network requirements and by its
structure, and find a subset of the parameter space in which the STL formulae charac-
terising the gate behaviour hold true. This can be done algorithmically, using the sim-
ulation approach to parameter synthesis of [9], based on sensitivity analysis and STL
quantitative semantics and implemented in Breach [8]. For the simple class of logic
gates considered here, we can also do this analytically. Modularity is the key to the ef-
ficiency of our approach: as we treat independently each gate, we just need to explore a
low dimensional parameter space, which makes the (computational) procedure feasible.
Modularity of parameter synthesis for logic gates. The main difficulty we have to
solve is related to the fact that modules are connected in the network, hence they are
not independent. Indeed, the expression of a gene is driven by the dynamical behaviour
of its input transcription factors. The idea to get around this problem is to do a worst
case analysis, showing that a specific parameter combination satisfies the properties for
the “worst possible input signal”, and that this implies the satisfaction for all possible
input signals compatible with the input constraints. This will result in a conservative,
but computationally efficient, estimate. We can define the notion of “worst case input
signal” in terms of the STL characterisation of module behaviour. Given an input signal
xI[t] of a module M, t ∈ [0, T ], we denote with xxI,k[t] the trajectory of the module,
with input xI[t] and parameters k.
Definition 3. An input signal xˆI[t], t ∈ [0, T ] is a worst-case input signal for the STL
specification ϕInput → ϕOutput of the behaviour of a module M if and only if, for
each parameter configuration k such that ρ(ϕInput, xˆI) ≥ 0 (and ϕInput true) and
ρ(ϕOutput,xxˆI,k) > 0, the following property holds:
– for each other input signal xI satisfying ρ(ϕInput,xI) ≥ 0 (and ϕInput true), it
holds that ρ(ϕOutput,xxI,k) ≥ ρ(ϕOutput,xxˆI,k).
The characterisation of such a “worst possible input signal” depends on the structure
of the target STL formula and on the system of ODE describing a particular module.
We provide now such a characterisation for the basic logic gate models considered in
this paper and for the STL formulae associated with their extended truth tables.
Consider the property G[0,λ+δ](xA ≥ θA+ ∧ xB ≥ θB+) → F[0,δ]G[0,λ](xC ≥ θC+),
which describes a row of the extended truth table of an AND gate. This property is of
the desired form ϕInput → ϕOutput. Now, ϕInput identifies a subset of trajectories
of the space of functions from [0, λ + δ] to R2, i.e. those that satisfy the inequality
xA ≥ θA+ ∧ xB ≥ θB+ for all t ∈ [0, λ + δ]. Among those functions, we consider
xˆA[t] ≡ θA+ and xˆB [t] ≡ θB+ , which satisfy ϕInput but have quantitative satisfac-
tion score equal to zero. Furthermore, for any other trajectory xA[t], xB[t] that satisfies
ϕInput, we have xA[t] ≥ xˆA[t] for each t ∈ [0, λ+ δ], and similarly for xB . By mono-
tonicity of Hill functions, this implies that the vector field of the AND gate satisfies
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fAND(xA[t], xB [t], xC ,k) ≥ fAND(xˆA[t], xˆB [t], xC ,k) for any xC ≥ 0. It then fol-
lows, by integrating the vector field, that xC [t] ≥ xˆC [t] for t ∈ [0, λ + δ]. Looking at
the satisfaction function of ϕOutput, defined by
ρ(ϕOutput, xC) = max
tˆ∈[0,λ]
( min
t∈[tˆ,tˆ+δ]
(xC [t]− θC+)),
it is easy to see that xC [t] ≥ xˆC [t] for t ∈ [0, λ + δ] implies ρ(ϕOutput, xC) ≥
ρ(ϕOutput, xˆC). Hence, any configuration of parameters such that ρ(ϕOutput, xˆC) > 0
will imply the truth of ϕOutput for any input signal satisfying ϕInput, and therefore the
truth of ϕInput → ϕOutput. It follows that xˆA, xˆB is a worst-case input signal.
For the AND gate, a similar approach allows us to deal with the other three STL
properties associated with the other rows of the truth table. In these cases, we need to
find an upper bound for xC [t], as we need to satisfy the output propertyF[0,δ]G[0,λ](xC ≤
θC−). To achieve this, we just need to set xJ [t] to θJ− , if the input J is false, and to γJ
if the input J is true, where γJ is the maximum concentration level for the input xJ , ob-
tained by dividing maximum production rate by the degradation rate (here J = A,B).
In fact, in this way we maximise the production rate. All this analysis is easily extended
to OR and NOT gates, and is captured in the following proposition.
Proposition 1. Let xO be the output of a AND or OR logic gate and let xJ be a generic
input. Fix the attention on a row of the extended truth table.
– If xO is high, and xJ high, then xˆJ ≡ θJ+ .
– If xO is high, and xJ low, then xˆJ ≡ 0.
– If xO is low, and xJ high, then xˆJ ≡ γJ .
– If xO is low, and xJ low, then xˆJ ≡ θJ− .
Similarly, let xO be the output of a NOT logic gate6 and let xJ be its input. Then
– If xO is high, then xJ is low and xˆJ ≡ θJ− .
– If xO is low, then xJ is high and xˆJ ≡ θJ+ .
We stress that this proposition not only allows us to do parameter synthesis modularly,
but also to find a lower bound on the robustness score of each parameterization.
Remark 2. The worst case analysis presented in this section relies on the monotonicity
of the robustness score with respect to the input signal. This follows from the mono-
tone dependence of the output on the input (in fact, ∂f∂xJ > 0), and of the robustness
score on the output. The construction of the worst case input is easily generalised to
more complex scenarios satisfying a generalised monotonic property of the robust-
ness score, following [26]. As an example, consider a model of the gene expression
in which the gene produces the mRNA, and mRNA is in turn translated into the pro-
tein. In this case, for an AND gate, we have an ODE for mRNA similar to the one
above, namely dmCdt = fAND(xA, xB ,mC ,k), while the ODE for the protein becomes
dxC
dt = fC(mC , xC ,k) = ktmC − kdxC , with kt the translation constant and kd the
6 The difference between AND/ OR and NOT gates is in the fact that the input is an activator in
the first two cases and a repressor in the last one.
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protein degradation constant. The monotonic dependence of the robustness score (when
both inputs are on) from inputs essentially follows because a larger input concentration
will produce more mRNA, which in turn will result in a higher expression of the pro-
tein, giving a larger robustness degree (input/ output properties are the same). If such a
monotonic dependence fails, determining the worst case input can be more challenging.
We will tackle this issue in our future work.
Sketch of the algorithm. Assuming the temporal constraints on the extended truth
tables of modules have been derived from those of the network, the algorithm for pa-
rameter synthesis then work as follows: for any module/gate of the network, and any
row in the extended truth table, fix the values of input signals to the worst case ones, and
then do STL parameter synthesis to identify a subset of the parameter space in which
the STL formula associated with the row is true. Take the intersection of these sets for
each row in the truth table of each module7.
The STL parameter synthesis can be performed applying the sensitivity-based al-
gorithm [9] implemented in the Matlab toolbox Breach [8]. This is a general approach,
applicable to any module for which a worst-case input signal has been identified. How-
ever, for logic gates AND, OR, and NOT, we can further exploit their simplicity and
characterise analytically a subset of parameters for which the STL specification is sat-
isfied. This is due to the fact that, once the input signals are fixed, the non-linear model
of the gate reduces to a linear set of ODEs, for which we can compute the solution in
closed form. The details of the computation are reported in the Appendix.
5 Example: Half-Adder
The half-adder is a digital component that perfoms the sum of two bits A and B and
provides two outputs, the sum (S) and the carry (C) signal representing an overflow into
the next digit of a multi-digit addition. The value of the sum is 2C + S. Figure 2 a)
shows the simplest half-adder design and it incorporates a XOR gate for S and an AND
gate for C. Figure 2 b) shows an alternative design using two NOT gates, two AND
gates and one OR gate instead of a XOR gate. This is the design of the half-adder we
intend to use, thus exploiting the characterisation of worst-case inputs for AND, OR,
and NOT gates given in Proposition 1. Figure 2 c) shows the output of each component
gate of the half-adder, for each pair of inputs.
We applied the algorithm discussed in the previous section to such a network lay-
out, fixing the maximum total delay of the half-adder to 12 time units. Applying the
method to enforce time constraints to each module, we obtain that all the gates that
are part of the XOR gate must have a maximum time delay of 4 time units, while
the AND gate whose output is C can have a maximum response time bounded by
12 time units. Before doing parameter synthesis, we also rescaled the concentration
of each protein to the interval [0,1]. In this way, activation and deactivation thresh-
olds are relative to the maximum steady state expression level of each protein. For
7 We use the convention that parameters not influencing a gate are set to their whole domain by
the STL procedure
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Fig. 2. a) Half Adder implemented using two logic gates (XOR, AND), b) Half Adder imple-
mented combining six logic gates, c) truth table for the Half Adder.
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Fig. 3. The red curves represent the output signals of the Half-Adder gate, S and C, in the four
different combination of the inputs A and B, one for each column; the horizontal lines are the
threshold concentrations (θ+ in blue and θ− in green); the yellow vertical line represents the time
bound δ.
this example, we then arbitrarily fixed all the activation thresholds to θ+ = 0.75
and the deactivation thresholds to θ− = 0.25, and then synthesised set of parame-
ters consistent with the STL network specification and with such thresholds. We ob-
tained the following bounds for parameters, with indices in the n and α parameters
referring to the output variable and indices in the K parameters referring to the input
and output protein, as from Figure 2 b). AND gate: nC , nE , nG ≥ 3.2129, 0.3406 ≤
KAC ,KBC ,KAE,KDE ,KBG,KFG ≤ 0.4228, αC ≥ 0.3074, αE , αG ≥ 0.9222.
OR gate: nS ≥ 3.1681, 0.4050 ≤ KES ,KGS ≤ 0.5090, αS ≥ 0.9222. NOT gates:
nD, nF ≥ 2.5372, 0.4192 ≤ KAF ,KBD ≤ 0.4966, αD, αF ≥ 0.9222. Constraints
are similar for all gates of a given class (e.g. all AND gates) as a consequence of the
rescaling of variables in [0,1]. Obviously, in a further step matching actual biological
components to the circuit design, this rescaling has to be properly accounted for (for in-
stance, by rescaling also the parameters of the biological components). Picking a value
for each parameter consistent with the previous constraints, we can observe in Figure 3
that the dynamics of the network indeed satisfies the specifications of a half-adder.
We remark that, even if in this example we fixed the activation and deactivation
thresholds and did parameter synthesis for the other parameters of the model, in the
formal derivation we considered such threshold as parameters themselves.
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6 Discussion
In this paper we focused on the design techniques for synthetic biological systems. We
developed an approach based on two ideas: the specification of system properties in
terms of signal temporal logic, and the exploitation of modularity to obtain an efficient
procedure to identify a set of parameters for which the network satisfies its STL specifi-
cation. In particular, we concentrated on the parameter synthesis problem for networks
of logic gates, implemented as simple genetic networks. For acyclic networks, we are
able to identify efficiently a set of parameters satisfying STL formulae encoding not
only the desired boolean behaviour of the network, but also constraints on its response
time.
Modularity allows us to synthesise parameters efficiently, processing each gate com-
ponent independently. This is possible by isolating each module from the network as-
suming the worst possible input, which we formally characterised for the basic logic
gates considered. We then showed the approach at work with a network implementing
an half-adder.
The approach of this paper can be complemented by looking at databases of biolog-
ical components, like BioBricks [18], for actual combinations of gene and promoters
that satisfy the constraints on parameters. A delicate point for this plan is that we are
implicitly requiring each module to produce different, non-interfering, output proteins,
a not necessarily biologically realistic hypothesis. We will look at possible ways of
relaxing this constraint, as in [32]. Other directions for future work include the general-
isation of Proposition 1 to deal with more complex modules, for instance feed-forward
networks implementing pulse generation or a low-pass filter. Moreover, we will con-
sider the problem of dealing with more complex network topologies, having feedback
loops. We expect to make some progress in this direction by suitably rephrasing param-
eter synthesis as the computation of a fixed point. Finally, we will also take into account
the effects of stochasticity, for instance by exploiting moment closure techniques [29].
Related Work. De novo design of a synthetic biological circuit [7] implementing a
desired behaviour is a very computational intensive task. The majority of the exist-
ing approaches relies on brute-force techniques running sophisticated optimization (i.e.
evolutionary algorithms [13], simulating annealing [6]) algorithms to tune the kinetic
parameters [5, 24, 28] values in order to match the desired beahaviour.
These methodologies, lacking of compositionality, do not scale well and they are
very computationally expensive for large networks. A more rational approach for au-
tomatic design was proposed by Marchisio and Stelling in [3, 21] where they show a
workflow design taking as input a truth table and generating as output several possible
circuit schemes, ranking them in the order of complexity. The choice of a truth table as
a input specification for the target circuit design may be not enough when we need to
guarantee that the result is produced after a proper delay. Additionally, the design needs
to take in consideration the signal compatibility among the “wired” devices (a prob-
lem treated in [32]): the output signal of one device must match (in terms of low/high
thresholds) with the input signal the other design. The novelty of our contribution is us-
ing signal temporal logic as specification language both for the target circuit and for the
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available components, adding also time constraints in the design process. Furthermore,
the device compatibility is rephrased in terms of a STL formula, of the form ϕO → ϕI ,
and the correct matching is elegantly obtained by requiring this formula to be valid.
Another related approach, is the one proposed by Batt et al. in [2], where the authors
approximate the behaviour of genetic regulatory networks with piecewise multi-affine
systems. In this class of models, the state-space is partitioned in hyper-rectangles ex-
hibiting useful convexity properties [4] that allows to compute an over-approximation
of the reachable sets. The authors exploit this characteristic to guide the parameter space
partitioning in search of the intervals for which the gene networks is enforced to satisfy
a particular behaviour expressed in a linear temporal logic formula. However, their ap-
proach is not modular, and only the rates of production and degradation of the proteins
can be chosen as possible parameters. Furthermore, by using an over-approximation, the
property usually expresses invariants and the parameter ranges found are very coarse,
without discriminating trajectories with different time-constraints.
Finally, among the vast literature on combinatorial circuit design, we mention [25],
where authors study the timing behaviour of a acyclic circuits by means of timed au-
tomata. Our approach is simpler and motivated by the inherent precision of delays in
ODE models. However, the techniques of [25] could be helpful to relax the timing con-
straints we impose and to deal with intrinsic variability of biochemical systems.
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B Half-Adder, system of ODEs
The full ODE system for the Half-Adder model is:

dxD
dt =
βD
1+(
xB
KBD
)n
− αD · xD,
dxE
dt = βE ·
xnA
Kn
AE
+xn
A
·
xnD
Kn
DE
+xn
D
− αE · xE ,
dxF
dt =
βF
1+(
xA
KAF
)n
− αF · xF ,
dxG
dt = βG ·
xnF
Kn
FG
+xn
F
xnB
Kn
BG
+xn
B
− αG · xG,
dxS
dt = βS ·
(
xE
KES
)n+(
xG
KGS
)n
1+(
xE
KES
)n+(
xG
KGS
)n
− αS · xS ,
dxC
dt = βC ·
xA
n
Kn
AC
+xAn
· xB
n
Kn
BC
+xBn
− αC · xC ,
xD(0) = xD0 ,
xE(0) = xE0 ,
xF (0) = xF0 ,
xG(0) = xG0 ,
xS(0) = xS0 ,
xC(0) = xC0 ;
where A and B are the inputs of the whole system, D and F are outputs of NOT
gates, E, G and C are outputs of AND gates and S is the output of an OR gate.
C Analytic characterisation of parameter synthesis for logic gates
If we fix the value of inputs signals, each gate (AND, NOT, OR) can be described by a
linear ODE systems of the form{
dx
dt = β ·K − α · x,
x(0) = x0;
where x is the concentration of the output, β > 0 is the production rate, α > 0 the
degradation rate and 1 > K > 0 is the Hill term. We can rescale the systems in [0, 1]
observing that, for each t, x(t) 6 βα , the steady state value forK = 1, providedx0 6
β
α .
Calling γ = βα , and x˜ = x/γ, we have:{
dx˜
dt =
d( x
γ
)
dt =
β
γ ·K − α ·
x
γ = α ·K − α · x˜,
x˜(0) = x˜0;
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The analytic solution of this equation, omitting the tilde for simplicity, is:
x(t) = K + (x0 −K) · e
−α·t (4)
The constraints on the dynamics expressed by STL formulas, in the simple case
of constant inputs, can be translated into a systems of inequalities. As an example,
consider the AND gate and the STL formula obtained from the first row of the truth
table, as discussed in Section 3. The analytic solution of the AND gate equation, with
initial output concentration xC(0) = 0, (which is a lower bound on any solution with
larger initial conditions, hence represents the worst case for the considered scenario) is:
xC(t) =
xA
n
KnAC + xA
n
·
xB
n
KnBC + xB
n
(1− e−α·t) (5)
The STL formula for the fourth row is:
G[0,λ+δ](xA ≥ θA+ ∧ xB ≥ θB+)→ F[0,δ]G[0,λ](xC ≥ θC+), (6)
If we fix xA = θA+ , xB = θB+ , xC(0) = 0, the formula is satisfied if and only if
F[0,δ]G[0,λ](xC ≥ θC+).
Now, the solution (5) is a monotonic increasing function converging to the steady state
value xC(∞) = K . It follows that if K > θC+ and x(δ) > θC+ , the STL formula is
satisfied (the second condition guarantees that the threshold is crossed no later than δ
time units). In a similar way it is possible to derive a system of inequalities for all the
other STL constraints considered.
Bounding the degradation constant. We first discuss how to bound the degradation
constant. In particular, we will provide a generic bound, holding for all basic logic gates
considered. Fix the thresholds θ+ (high concentration) and θ− (low concentration) for
the output and the maximum time delay δ. We need to consider two cases:
– Case x0 = 0 and x(δ) > θ+. Here we want to upper bound by δ the time at
which x crosses the high concentration threshold θ+. Now, for the solution x(t) to
eventually become bigger than the threshold θ+, we need K > θ+. We can enforce
a stricter constraint by setting K > θ+(1 + p) for p > 0, which guarantees that the
threshold is crossed in finite time. From equation 4 we get
K(1− e−αδ) > θ+ for 1 > K > θ+(1 + p),
thus
α >
1
δ
log
(
K
K − θ+
)
for 1 > K > θ+(1 + p),
This inequality holds independently of K if and only if:
α >
1
δ
log
(
1
pθ+
)
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– Case x0 = 1 and x(δ) 6 θ−. In this case, we want to upper bound by δ the time it
takes for the solution to fall below the threshold θ− < θ+. In this case, we require
K ≤ (1− p)θ−, p > 0, so that this time is bounded. From equation (4), we obtain:
K + (1−K) · e−α·δ 6 θ− for 0 < K 6 (1 − p)θ−,
resulting in
α >
1
δ
log
(
1−K
θ− −K
)
for 0 < K 6 (1 − p)θ−,
holding independently of K if and only if:
α >
1
δ
log
(
1
pθ−
)
As θ− < θ+, intersecting the two conditions on α we obtain
α >
1
δ
log
(
1
pθ−
)
(7)
AND gate. We consider now the constraints specific to an AND gate. The ODE systems
of the AND gate is:{
dxC
dt = αC ·
xA
n
Kn
AC
+xAn
· xB
n
Kn
BC
+xBn
− αC · xC ,
xC(0) = xC0 ;
where xA and xB are the concentrations of the inputs A and B, KAC and KBC are
the concentration thresholds of A and B to activate the production of C, n is the Hill
coefficient.
According to the discussion of the paper, we will fix the value of xA and xB to a
constant, either their activation thresholds θA+ and θB+ , or their deactivation thresholds
θA− and θB− , or the maximum steady state level γA and γB . We set
K =
xA
n
KnAC + xA
n
·
xB
n
KnBC + xB
n
.
We fix the the output concentration thresholds θC+ and θC− and the maximum delay
time δ.
Invoking the same argument used for α, we will consider new threshold θ˜C+ =
(1+p)θC+ and θ˜C− = (1−p)θC− , and use those to bound the steady state of the ODE
system. This guarantees the existence of a lower bound for α, independently of KAC
and KBC .
Now we introduce two methods to find the subspace of the parameters for which
the AND gate module satisfies all the four STL formulae, associated with the four rows
of the extended truth table. The first method is more intuitive and considers only hyper-
cubic subspaces in the parameter space, at the price of discarding a lot of admissible
values. This strong approximation is dropped in the second method, which results to be
formally more accurate, but computationally more difficult.
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Method 1: We treat the four STL conditions separately.
– Case 1 (xA = θA+ , xB = θB+ , xC(0) = 0). Notice that we fix xC(0) = 0 as,
by monotonicity of the solution, the corresponding trajectory is a lower bound
on the trajectories starting from xC(0) > 0. In this case, the steady state of the
ODE, which is equal to K , will be above the activation threshold if and only if
K > θ˜C+ .
This corresponds to the following condition
θnA+θ
n
B+ − θ˜C+(K
n
AC + θ
n
A+) · (K
n
BC + θ
n
B+) > 0,
which can be rewritten as:
(KnAC + θ
n
A+) · (K
n
BC + θ
n
B+) ≤
θnA+
θ˜
1
2
C+
·
θnB+
θ˜
1
2
C+
.
Now, as all quantities involved are positive, the previous inequality holds if
both
(KnAC + θ
n
A+) ≤
θnA+
θ˜
1
2
C+
and
(KnBC + θ
n
B+) ≤
θnB+
θ˜
1
2
C+
are true. We therefore obtain the following conditions on KAC and KBC :{
KnAC 6 θ
n
A+(1− θ˜
1
2
C+)/(θ˜
1
2
+), K
n
BC 6 θ
n
B+(1− θ˜
1
2
C+)/(θ˜
1
2
+)
}
– Case 2 (xA = θA− , xB = γB, xC(0) = 1). In this case, we chose xC(0) = 1
because this trajectory is an upper bound for all trajectories starting in xC(0) <
1. We need to impose the condition
K 6 θ˜C− ,
which is expanded as
θnA−
KnAC + θ
n
A−
·
γnB
KnBC + γ
n
B
6 θ˜C− ,
Now, as γ
n
B
KnBC+γ
n
B
≤ 1, the previous condition is satisfied by requiring
θnA−
KnAC + θ
n
A−
6 θ˜C− ,
which turns into the following condition for KAC :
KnAC ≥ θ
n
A−
1− θ˜C−
θ˜C−
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– Case 3 (xA = γA, xB = θB− , xC(0) = 1). In this case the condition is also
K 6 θ˜C− . Reasoning symmetrically as in case 2, we then obtain:
KnBC ≥ θ
n
B−
1− θ˜C−
θ˜C−
– Case 4 (xA = θA− , xB = θB− , xC(0) = 1). Here we also have to enforce
K 6 θ˜C− , which however holds true if the condition for case 2 or that for case
3 holds.
Intersection. Intersecting the conditions from case 1 to 4, we get the following
bounds on KAC and KBC :
θA−
(
1− θ˜C−
θ˜C−
) 1
n
≤ KAC ≤ θA+
(
1− θ˜
1
2
C+
θ˜
1
2
C+
) 1
n
θB−
(
1− θ˜C−
θ˜C−
) 1
n
≤ KBC ≤ θB+
(
1− θ˜
1
2
C+
θ˜
1
2
C+
) 1
n
The previous constraints are not void if and only if:
θnA−
1− θ˜C−
θ˜C−
≤ θnA+
1− θ˜
1
2
C+
θ˜
1
2
C+
and
θnB−
1− θ˜C−
θ˜C−
≤ θnB+
1− θ˜
1
2
C+
θ˜
1
2
C+
,
giving the following constraint on n:
n ≥
1
min{log(
θ
B+
θ
B−
), log(
θ
A+
θ
A−
)}
log
(
θ˜
1
2
C+
θ˜C−
·
1− θ˜C−
1− θ˜
1
2
C+
)
.
Method 2: We provide now more precise bounds for KAC and KBC .
– Case 1 (xA = θA+ , xB = θB+ , xC(0) = 0). We study the inequality:
K > θ˜C+ ,
that is
θnA+
KnAC + θ
n
A+
·
θnB+
KnBC + θ
n
B+
> θ˜C+ ,
Note that, since θ
n
A+
Kn
AC
+θn
A+
6 1 and θ
n
B+
Kn
BC
+θn
B+
6 1, there exists a solution if
and only if: { θnA+
KnAC + θ
n
A+
> θ˜C+ ,
θnB+
KnBC + θ
n
B+
> θ˜C+
}
,
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i.e. if and only if
{
0 6 KAC 6 θA+
(1− θ˜C+
θ˜C+
) 1
n
, 0 6 KBC 6 θB+
(1− θ˜C+
θ˜C+
) 1
n
}
Now, within this rectangle, we need to restrict to the region below the curve
KAC = θA+
( θnB+
θ˜C+(K
n
BC + θ
n
B+)
− 1
) 1
n
.
Hence, the set of parameters satisfying case 1 is characterised by
{
KAC 6 θA+
(
1−θ˜C+
θ˜
C+
) 1
n
,KBC 6 θB+
(
1−θ˜C+
θ˜
C+
) 1
n
}
∩
∩
{
KnAC 6 θA+
(
θn
B+
θ˜C+ (K
n
BC+θ
n
B+
)
− 1
) 1
n
}
– Case 2 (xA = θA− , xB = γB, xC(0) = 1): We have to enforce the inequality:
K 6 θ˜C− ,
i.e.
θnA−
KnAC + θ
n
A−
·
γnB
KnBC + γ
n
B
6 θ˜C− ,
First note that because θ
n
A−
Kn
AC
+θn
A−
6 1 and γ
n
B
Kn
BC
+γn
B
6 1, the truth of if
θn
A−
KnAC+θ
n
A−
6 θ˜C− or
γnB
KnBC+γ
n
B
6 θ˜C− implies the satisfaction of the target
inequality. Therefore
{
KAC > θA−
(1− θ˜C−
θ˜C−
) 1
n
}
∪
{
KBC > γB
(1− θ˜C−
θ˜C−
) 1
n
}
is a subspace of the parameter space in which the inequality is true.
In the remaining subspace
{
KAC < θA−
(1− θ˜C−
θ˜C−
) 1
n
,KBC < γB
(1− θ˜C−
θ˜C−
) 1
n
}
,
we need to restrict to the region above the curve
KAC = θA−
( γnB
θ˜C−(K
n
BC + γ
n
B)
− 1
) 1
n
.
Hence, the set of parameters satisfying case 2 is
{
KAC > θA−
(1− θ˜C−
θ˜C−
) 1
n
}
∪
{
KBC > γB
(1− θ˜C−
θ˜C−
) 1
n
}
∪
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∪
{
KAC < θA−
(1− θ˜C−
θ˜C−
) 1
n
,KBC < γB
(1− θ˜C−
θ˜C−
) 1
n
,
KAC > θA−
( γnB
θ˜C−(K
n
BC + γ
n
B)
− 1
) 1
n
}
,
– Case 3 (xA = γA, xB = θB− , xC(0) = 1): this case is symmetric to case 2,
just switching the role of input variables. We then obtain the following set of
parameters
{
KAC > γA
(1− θ˜C−
θ˜C−
) 1
n
}
∪
{
KBC > θB−
(1− θ˜C−
θ˜C−
) 1
n
}
∪
∪
{
KAC < γA
(1− θ˜C−
θ˜C−
) 1
n
,KBC < θB−
(1− θ˜C−
θ˜C−
) 1
n
,
KAC > γA
( θnB−
θ˜C−(K
n
BC + θ
n
B−)
− 1
) 1
n
}
,
– Case 4 (xA = θA− , xB = θB− , xC(0) = 1): A similar argument to case 2 can
be used here to obtain the following parameter set
{
KAC > θA−
(1− θ˜C−
θ˜C−
) 1
n
}
∪
{
KBC > θB−
(1− θ˜C−
θ˜C−
) 1
n
}
∪
∪
{
KAC < θA−
(1− θ˜C−
θ˜C−
) 1
n
,KBC < θB−
(1− θ˜C−
θ˜C−
) 1
n
,
KAC > θA−
( θnB−
θ˜C−(K
n
BC + θ
n
B−)
− 1
) 1
n
}
,
Intersection. The intersection of the conditions of cases 2,3 and 4 gives:
{
KAC > θA−
(1− θ˜C−
θ˜C−
) 1
n
,KBC > θB−
(1− θ˜C−
θ˜C−
) 1
n
}⋃
⋃{
KBC < θB−
(1− θ˜C−
θ˜C−
) 1
n
,
KAC > max
(
θA−
( γnB
θ˜C−(K
n
BC + γ
n
B)
−1
) 1
n
, γA
( θnB−
θ˜C−(K
n
BC + θ
n
B−)
−1
) 1
n
)}⋃
⋃{
KBC > θB−
(1− θ˜C−
θ˜C−
) 1
n
,KAC < θA−
(1− θ˜C−
θ˜C−
) 1
n
,
KAC > θA−
( γnB
θ˜C−(K
n
BC + γ
n
B)
− 1
) 1
n
}
,
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Taking the intersection with the condition of case 1 finally gives:
{
θA−
(
1−θ˜C−
θ˜
C−
) 1
n
6 KAC 6 θA+
(
1−θ˜C+
θ˜
C+
) 1
n
,
θB−
(
1−θ˜
C−
θ˜
C−
) 1
n
6 KBC 6 θB+
(
1−θ˜
C+
θ˜
C+
) 1
n
,
KAC 6 θA+
(
θn
B+
θ˜
C+
(Kn
BC
+θn
B+
)
− 1
) 1
n
}⋃
⋃{
KBC < θB−
(
1−θ˜
C−
θ˜
C−
) 1
n
,KAC 6 θA+
(
1−θ˜
C+
θ˜
C+
) 1
n
,
max
(
θA−
(
γnB
θ˜
C−
(Kn
BC
+γn
B
)
− 1
) 1
n
, γA
(
θn
B−
θ˜
C−
(Kn
BC
+θn
B−
)
− 1
) 1
n
)
6 KAC ,
KAC 6 θA+
(
θn
B+
θ˜
C+
(Kn
BC
+θn
B+
)
− 1
) 1
n
}⋃
⋃{
KBC > θB−
(
1−θ˜
C−
θ˜
C−
) 1
n
,KAC < θA−
(
1−θ˜
C−
θ˜
C−
) 1
n
,
θA−
(
γnB
θ˜
C−
(Kn
BC
+γn
B
)
− 1
) 1
n
6 KAC 6 θA+
(
θn
B+
θ˜
C+
(Kn
BC
+θn
B+
)
− 1
) 1
n
}
.
A better understanding of this set can be obtained by inspecting Figures 4 and 5.
Finally, we can deduce constraints on the parameter n. For the previous set to be
non-void, we need to require
θnA−
1− θ˜C−
θ˜C−
≤ θnA+
1− θ˜C+
θ˜C+
and
θnB−
1− θ˜C−
θ˜C−
≤ θnB+
1− θ˜C+
θ˜C+
,
resulting in
n ≥
1
min{log(
θ
B+
θ
B−
), log(
θ
A+
θ
A−
)}
log
(
θ˜C+
θ˜C−
·
1− θ˜C−
1− θ˜C+
)
.
Numerical example. Let θ+ = 2/3 and θ− = 1/3 for all species A, B, and C, γA =
γB = 1 and p = 0.1. Applying the bounds of the first method, we obtain
n ≥ 3.798
Then, setting for instance n = 4, we get
0.4120 ≤ KAC ≤ 0.4267
and a similar value for KBC .
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The second method gives us
n ≥ 2.6818.
If we set again n = 4, for comparison, the subspace of parameters for which the four
STL properties are satisfied is given by the region delimited by the three following
curves:
KAC = θA+
( θnB+
θ˜C+(K
n
BC + θ
n
B+)
− 1
) 1
n
KAC = θA−
( γnB
θ˜C−(K
n
BC + γ
n
B)
− 1
) 1
n
,
KAC = γA
( θnB−
θ˜C−(K
n
BC + θ
n
B−)
− 1
) 1
n
This region is visually depicted in Figure 4. We can observe that the box identified by
the first method is strictly included in the set provided by the second method.
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Fig. 4. The grey region inside the intersection of the curves KAC = θA+
(
θn
B+
θ˜
C+
(Kn
BC
+θn
B+
)
−
1
) 1
n (in blue), KAC = θA−
(
γnB
θ˜
C−
(Kn
BC
+γn
B
)
− 1
) 1
n (in red ) and KAC =
γA
(
θn
B−
θ˜
C−
(Kn
BC
+θn
B−
)
− 1
) 1
n (in green) is the validity domain of the parameters KAC and KBC
for θ+ = 2/3 and θ− = 1/3. The black region is the one identified by the first method.
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If we set the thresholds to θ+ = 3/4 and θ− = 1/4, the first method gives us n ≥
3.2129, so that for n = 4, we obtain 0.3406 ≤ KAC ,KBC ≤ 0.4228, hence a larger
interval. The validity domain found by the second approach, instead, is represented in
Figure 5. Also in this case, the region is larger.
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Fig. 5. The grey region inside the intersection of the curves KAC = θA+
(
θn
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(Kn
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)
−
1
) 1
n (in blue), KAC = θA−
(
γnB
θ˜
C−
(Kn
BC
+γn
B
)
− 1
) 1
n (in red) and KAC =
γA
(
θn
B−
θ˜
C−
(Kn
BC
+θn
B−
)
− 1
) 1
n (in green) is the validity domain of the parameters KAC
and KBC for θ+ = 3/4 and θ− = 1/4. The black region is the one identified by the first
method.
Finally, we can compute the lower bound for the degradation constant α, according
to equation (7). For the thresholds θ+ = 3/4 and θ− = 1/4, we have α ≥ 3.4012δ , while
for θC− = 1/3 and θC+ = 2/3, we have α ≥ 3.6889δ .
NOT gate. The differential equations for the NOT gate are{
dxD
dt = αDK − αD · xD,
xD(0) = xD0 ,
where
K =
1
1 + ( xBKBD )
n
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We fix the output concentration thresholds θD+ , θD− and the constant p > 0, and
consider separately the two STL conditions. θ˜D± are defined as in the previous section.
1. Case 1 (xB = θB− , xD(0) = 0): Here we need to enforce the condition K > θ˜D+ ,
which results in
KnBD >
θ˜D+θ
n
B−
1− θ˜D+
.
2. Case 2 (xB = θB+ , xD(0) = xD0 ): The condition K 6 θ˜D− , gives us
KnBD 6
θ˜D−θ
n
B+
1− θ˜D−
,
Taking the intersection, and imposing that the resulting set is non-void, we get
n >
1
log(
θ
B+
θ
B−
)
log
( θ˜D+
θ˜D−
1− θ˜D−
1− θ˜D+
)
and
θB−
( θ˜D+
1− θ˜D+
) 1
n 6 KBD 6 θB+
( θ˜D−
1− θ˜D−
) 1
n .
OR gate. The ODE systems for the OR gate is:


dxS
dt = αS ·
(
xE
KES
)n+(
xG
KGS
)n
1+(
xE
KES
)n+(
xG
KGS
)n
− αS · xS ,
xS(0) = xS0 ,
with K now defined as
K =
( xEKES )
n + ( xGKGS )
n
1 + ( xEKES )
n + ( xGKGS )
n
.
We can obtain the constraints for the parameters using an approach similar to the one
of the AND gate, for a fixed set of activation thresholds θS− and θS+ . Note that
K = θ iff (
xE
KES
)n + (
xG
KGS
)n =
θ
1− θ
We have two possible methods also in this case, one stricter, giving an hyperbox,
and one less strict, resulting in a curved region.
Remember that, due to Proposition 1, if the input xJ is low and the output xO is
high then the worst-case input signal is xˆJ = 0; Hence, the analytic treatment of the
corresponding cases is very simple.
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Method 1. For the parameters KES and KGS we obtain the following bounds:
θE−
(2− 2θ˜S−
θ˜S−
)1/n
6 KES 6 θE+
(1− θ˜S+
θ˜S+
)1/n
θG−
(2− 2θ˜S−
θ˜S−
)1/n
6 KGS 6 θG+
(1− θ˜S+
θ˜S+
)1/n
,
resulting in the following constraint on n:
n ≥
1
min{log(
θ
G+
θ
G−
), log(
θ
E+
θ
E−
)}
log
(
θ˜S+
θ˜S−
·
2− 2θ˜S−
1− θ˜S+
)
.
Method 2. A more refined analysis gives us the following set of parameters:
{
θE−
(
1−θ˜
S−
θ˜
S−
) 1
n
< KES 6 θE+
(
1−θ˜
S+
θ˜
S+
) 1
n
,
θG−
(
1−θ˜
S−
θ˜
S−
) 1
n
< KGS 6 θG+
(
1−θ˜
S+
θ˜
S+
) 1
n
,
KES > θE−
(
1
θ˜
S−
1−θ˜
S−
−
θn
G−
Kn
GS
) 1
n
}
We also obtain the following constraint on the parameter n:
n >
1
min{log(
θ
G+
θ
G−
), log(
θ
E+
θ
E−
)}
log
(
θ˜S+
θ˜S−
·
1− θ˜S−
1 − θ˜S+
)
.
In Figure 6, we compare the two validity sets for θS− = 1/4 and θS+ = 3/4, p = 0.1,
n = 3
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Fig. 6. The grey region inside the intersection of the curves KES = θE−
(
1
θ˜
S−
1−θ˜
S−
−
θn
G−
Kn
GS
) 1
n (in
blue), KGS = θG+
(
1−θ˜
S+
θ˜
S+
) 1
n (in green) and KES = θE+
(
1−θ˜
S+
θ˜
S+
) 1
n (in red) is the validity
domain of the parameters KAC and KBC for θ+ = 3/4 and θ− = 1/4. The black region is the
one identified by the first method.
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